Tubidy
CPU Architecture Explained

CPU Architecture Explained

07:38 | 295,124 views |
Download MP3

Related Videos

Why Devices Never See Real Memory Addresses (I/O MMU Explained)

Why Devices Never See Real Memory Addresses (I/O MMU Explained)

Out-of-Order Execution (Tomasulo's Algorithm)

Out-of-Order Execution (Tomasulo's Algorithm)

Page Tables and MMU: How Virtual Memory Actually Works Behind the Scenes (Animation)

Page Tables and MMU: How Virtual Memory Actually Works Behind the Scenes (Animation)

Why 10GHz Silicon CPUs Are Impossible (Probably)

Why 10GHz Silicon CPUs Are Impossible (Probably)

Virtual Memory Explained (including Paging)

Virtual Memory Explained (including Paging)

How CPU Branch Prediction Works

How CPU Branch Prediction Works

Are Caches Accessed with a Virtual or Physical Address?

Are Caches Accessed with a Virtual or Physical Address?

How Cache Works Inside a CPU

How Cache Works Inside a CPU

How Interrupts Work in Modern Computers

How Interrupts Work in Modern Computers

Little Endian and Big Endian

Little Endian and Big Endian

Cache Hierarchy: How Modern CPU Caches Are Organized (L1, L2 and L3)

Cache Hierarchy: How Modern CPU Caches Are Organized (L1, L2 and L3)

Cache Miss Types Explained (The 4 C's)

Cache Miss Types Explained (The 4 C's)

DMA Controller: How Peripheral Devices Transfer Data to RAM

DMA Controller: How Peripheral Devices Transfer Data to RAM

Why Programs Use Stack, Heap, and Other Memory Segments

Why Programs Use Stack, Heap, and Other Memory Segments

CPU Cache Write Policies (Write Through, Write Back, Write Allocate, No Write Allocate)

CPU Cache Write Policies (Write Through, Write Back, Write Allocate, No Write Allocate)

Why CPUs Hate Linked Lists

Why CPUs Hate Linked Lists

MultiLevel Page Tables: How Virtual Memory is Optimized (Animation)

MultiLevel Page Tables: How Virtual Memory is Optimized (Animation)

The RAM Shortage Could Last Until 2030

The RAM Shortage Could Last Until 2030

Cache Replacement Policies (LRU, Tree-pLRU, MRU, QLRU, FIFO, LFU, Random and more)

Cache Replacement Policies (LRU, Tree-pLRU, MRU, QLRU, FIFO, LFU, Random and more)